Parallelised max-Log-Map model

Loo, Jonathan and Salman, K. and Alukaidey, T. and Jimaa, S. A. (2002) Parallelised max-Log-Map model. Electronics Letters, 38 (17). pp. 971-972. ISSN 0013-5194

Full text is not in this repository.

This item is available in: Library Catalogue

Abstract

A parallelised max-Log-MAP model (P-max-Log-MAP) that exploits the sub-word parallelism and very long instruction word architecture of a microprocessor or a digital signal processor (DSP) is presented. The proposed model reduces considerably the computational complexity of the max-Log-MAP algorithm; and therefore facilitates easy implementation.

Item Type: Article
Research Areas: A. > School of Science and Technology > Computer Science > SensoLab group
A. > School of Science and Technology > Computer and Communications Engineering
Item ID: 7830
Useful Links:
Depositing User: Jonathan Loo
Date Deposited: 03 May 2011 13:51
Last Modified: 13 Oct 2016 14:23
URI: http://eprints.mdx.ac.uk/id/eprint/7830

Actions (login required)

Edit Item Edit Item