A hardware accelerated semi analytic approach for fault trees with repairable ccmponents.
Kara-Zaitri, Chakib and Ever, Enver (2009) A hardware accelerated semi analytic approach for fault trees with repairable ccmponents. In: Computer Modelling and Simulation, 2009. UKSIM '09. 11th International Conference. IEEE, pp. 146-151. ISBN 9781424437719
Full text is not in this repository.
Official URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arn...
Fault tree analysis of complex systems with repairable components can easily be quite complicated and usually requires significant computer time and power despite significant simplifications. Invariably, software-based solutions, particularly those involving Monte Carlo simulation methods, have been used in practice to compute the top event probability. However, these methods require significant computer power and time. In this paper, a hardware-based solution is presented for solving fault trees. The methodology developed uses a new semi analytic approach embedded in a Field Programmable Gate Array (FPGA) using accelerators. Unlike previous attempts, the methodology developed properly handles repairable components in fault trees. Results from a specially written software-based simulation program confirm the accuracy and validate the efficacy of the hardware-oriented approach.
|Item Type:||Book Section|
Conference held in Cambridge, 25th-27th May, 2009
|Research Areas:||Middlesex University Schools and Centres > School of Science and Technology > Computer and Communications Engineering|
Middlesex University Schools and Centres > School of Science and Technology > Computer Science > SensoLab group
|Deposited On:||01 Feb 2011 11:48|
|Last Modified:||14 Oct 2014 19:09|
Repository staff only: item control page
Full text downloads (NB count will be zero if no full text documents are attached to the record)
Downloads per month over the past year