An FPGA-based divider circuit using simulated annealing algorithm

Sworna, Zarrin Tasnim, Haque, Mubin Ul and Rahman, Shahedur ORCID: https://orcid.org/0000-0002-6568-6264 (2018) An FPGA-based divider circuit using simulated annealing algorithm. 2018 18th International Symposium on Communications and Information Technologies (ISCIT). In: ISCIT 2018 - 18th International Symposium on Communications and Information Technologies, 26-29 Sep 2018, Bangkok, Thailand. ISBN 9781538684580, ISBN 9781538659847. (doi:10.1109/ISCIT.2018.8588004)

[img]
Preview
PDF (2018 ISCIT Conference Paper) - Final accepted version (with author's formatting)
Download (431kB) | Preview

Abstract

Division is considered as the slowest and most difficult operation among four basic operations in microprocessors. This paper proposes a unique division algorithm using a new approach of simulated annealing algorithm. A heuristic function is proposed to determine the global and local optimum value, whereas the conventional approaches use random values to reach the target value. In addition, a new temperature schedule is introduced for faster computation of global maxima/minima. The proposed simulated annealing performs better than the best known existing method of simulated annealing algorithm for smooth energy landscape due to the introduction of a new goal-based temperature. Thus, the proposed division algorithm computes the current partial remainder and quotient bits simultaneously per iteration which reduces the delay of the proposed divider circuit significantly. Moreover, the proposed divider circuit requires only two operations per iteration, whereas the exiting best one requires three operations per iteration. The proposed divider circuit is coded in VHDL and implemented in a Virtex-6 platform targeting XC6VLX75T Xilinx FPGA with a -3 speed grade by using ISE 13.1. The proposed divider circuit achieves an improvement of 36.17% and 44.67% respectively in terms of LUTs and delay factor for a 256 by 128 bit division over the best known contemporary FPGA-based divider circuit. It can be used into the designs of arithmetic logic unit, image processing and robotics system. The experimental result indicates that the divider takes fewer resources, and its performance is steady and reliable.

Item Type: Conference or Workshop Item (Paper)
Research Areas: A. > School of Science and Technology > Computer Science
Item ID: 29679
Notes on copyright: © 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Useful Links:
Depositing User: Shahedur Rahman
Date Deposited: 17 Apr 2020 07:59
Last Modified: 25 Apr 2020 22:26
URI: https://eprints.mdx.ac.uk/id/eprint/29679

Actions (login required)

Edit Item Edit Item

Full text downloads (NB count will be zero if no full text documents are attached to the record)

Downloads per month over the past year